

DGG OR DL PACKAGE

SCES043E-JULY 1995-REVISED SEPTEMBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- ESD Protection Exceeds 2000 V Per MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### DESCRIPTION

This 20-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

(TOP VIEW)									
1 <del>0E</del>	<b>1</b> 1 ~	56	1LE						
1Q1	2	55	1D1						
1Q2	3	54	1D2						
GND	4	53	GND						
1Q3	5	52	1D3						
1Q4	6	51	1D4						
V <sub>CC</sub>	7	50	V <sub>CC</sub>						
1Q5	8	49	1D5						
1Q6	9	48	1D6						
1Q7	10	47	1D7						
GND	11	46	GND						
1Q8	12	45	1D8						
1Q9	13	44	1D9						
1Q10	14	43	1D10						
2Q1	15	42	2D1						
2Q2	16	41	2D2						
2Q3	17	40	2D3						
GND	18	39	GND						
2Q4	19	38	2D4						
2Q5	20	37	2D5						
2Q6	21	36	2D6						
V <sub>CC</sub>	22	35	V <sub>CC</sub>						
2Q7	23	34	2D7						
2Q8	24	33	2D8						
GND	25	32	GND						
2Q9	26	31	2D9						
2Q10	27	30	2D10						
2 <mark>0E</mark>	28	29	2LE						

A buffered output-enable (10E or 20E) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16841 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus, EPIC are trademarks of Texas Instruments.

SCES043E-JULY 1995-REVISED SEPTEMBER 2004



# FUNCTION TABLE (each 10-bit latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	Х	<b>Q</b> <sub>0</sub>
Н	Х	Х	Z

#### 1 EN2 1<u>0E</u> 56 C1 1LE 28 $\[ \]$ EN4 2<mark>0E</mark> 29 2LE C3 55 2 1D 1D1 2 🗸 1Q1 3 54 1Q2 1D2 52 5 1Q3 1D3 51 6 1D4 1Q4 49 8 1D5 1Q5 48 9 1D6 1Q6 47 10 1D7 1Q7 45 12 1D8 1Q8 44 13 1D9 1Q9 43 14 1D10 1Q10 42 15 2D1 3D 4 ▽ 2Q1 41 16 2D2 2Q2 40 17 2D3 2Q3 38 19 2D4 2Q4 37 20 2D5 2Q5 36 21 2D6 2Q6 34 23 2D7 2Q7 33 24 2D8 2Q8 31 26 2D9 2Q9 30 27 2D10 2Q10


#### LOGIC SYMBOL<sup>(1)</sup>

<sup>(1)</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCES043E-JULY 1995-REVISED SEPTEMBER 2004

#### LOGIC DIAGRAM (POSITIVE LOGIC)



**To Nine Other Channels** 

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range			-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>	-0.5	4.6	V		
Vo	Output voltage range <sup>(2)(3)</sup>			-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0			-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA
I <sub>O</sub>	Continuous output current				±50	mA
	Continuous current through each $V_{CC}$ or G	GND			±100	mA
0	Deckage thermal impedance <sup>(4)</sup>	DGG package			81	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup> DL package				74	-0/00
T <sub>stg</sub>	tg Storage temperature range				150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

This value is limited to 4.6 V maximum. (3)

(4) The package thermal impedance is calculated in accordance with JESD 51.

SCES043E-JULY 1995-REVISED SEPTEMBER 2004



### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
		$V_{CC}$ = 1.65 V to 1.95 V	$0.65  imes V_{CC}$		
$V_{\text{IH}}$	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-12	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 V$		-12	ШA
		$V_{CC} = 3 V$		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Low lovel output ourrept	V <sub>CC</sub> = 2.3 V		12	<b>س</b> ۸
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 V$		12	mA
		V <sub>CC</sub> = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	·		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES043E-JULY 1995-REVISED SEPTEMBER 2004

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -4 mA	1.65 V	1.2		
	I <sub>OH</sub> = -6 mA	2.3 V	2		
V <sub>OH</sub>		2.3 V	1.7		V
	I <sub>OH</sub> = -12 mA	2.7 V	2.2		
		3 V	2.4		
	I <sub>OH</sub> = -24 mA	3 V	2		
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 4 mA	1.65 V		0.45	
M	I <sub>OL</sub> = 6 mA	2.3 V		0.4	V
V <sub>OL</sub>	1 12	2.3 V		0.7	v
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4	
	I <sub>OL</sub> = 24 mA	3 V		0.55	
l <sub>l</sub>	$V_1 = V_{CC}$ or GND	3.6 V		±5	μΑ
	V <sub>1</sub> = 0.58 V	1.65 V	25		
	V <sub>1</sub> = 1.07 V	1.65 V	-25		
	$V_1 = 0.7 V$	2.3 V	45		
I <sub>I(hold)</sub>	V <sub>1</sub> = 1.7 V	2.3 V	-45		μA
	V <sub>1</sub> = 0.8 V	3 V	75		
	$V_1 = 2 V$	3 V	-75		
	$V_1 = 0$ to 3.6 $V^{(2)}$	3.6 V		±500	
I <sub>oz</sub>	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA
I <sub>CC</sub>	$V_1 = V_{CC} \text{ or } GND, \qquad I_O = 0$	3.6 V		40	μA
ΔI <sub>CC</sub>	One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μA
Control inputs	y = y or CND	2.2.\/	4.5		<b>р</b> Г
Data inputs	Data inputs $V_{I} = V_{CC}$ or GND	3.3 V	6.5		pF
C <sub>o</sub> Outputs	$V_{O} = V_{CC} \text{ or } GND$	3.3 V	7		pF

(1)

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

		V <sub>CC</sub> = 1.8 V		$\begin{array}{c} \mathrm{V_{CC}} \texttt{= 2.5 V} \\ \pm \texttt{0.2 V} \end{array}$		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high or low	(1)		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↑	(1)		0.9		0.7		1.1		ns
t <sub>h</sub>	Hold time, data after LE↑	(1)		1.2		1.5		1.1		ns

(1) This information was not available at the time of publication.

SCES043E-JULY 1995-REVISED SEPTEMBER 2004



#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 1 ± 0.2	$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V	
	(INFUT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
+	D	Q	(1)	1	5		4.7	1.2	3.9	20
<sup>L</sup> pd	LE	Q	(1)	1	5.6		5.1	1	4.3	ns
t <sub>en</sub>	OE	Q	(1)	1	6.2		6	1	4.9	ns
t <sub>dis</sub>	OE	Q	(1)	1.1	5.3		4.3	1.3	4.1	ns

(1) This information was not available at the time of publication.

### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 


	PARAMETI	ER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	(1)	12	20	рF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	(1)	1	3	рг

(1) This information was not available at the time of publication.

#### TEXAS INSTRUMENTS www.ti.com

### SN74ALVCH16841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES043E-JULY 1995-REVISED SEPTEMBER 2004




#### NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms

SCES043E-JULY 1995-REVISED SEPTEMBER 2004



IEXAS RUMENTS

www.ti.com


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

#### Figure 2. Load Circuit and Voltage Waveforms



SCES043E-JULY 1995-REVISED SEPTEMBER 2004





- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
    D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 3. Load Circuit and Voltage Waveforms

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74ALVCH16841DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16841DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16841DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16841DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16841DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16841DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16841DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16841DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVCH16841DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



## PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH16841DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ALVCH16841DLR	SSOP	DL	56	1000	346.0	346.0	49.0

### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated